TAILIEUCHUNG - Semiconductor Memories

DRAM Cell ObservationDRAM Cell DRAM requires a sense amplifier for each bit line, due to charge redistribution memory cells are single ended in contrast to SRAM read-out of the 1T DRAM cell is destructive; read and refresh operations are necessary for correct operation. | Digital Integrated Circuits A Design Perspective Semiconductor Memories Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic December 20, 2002 Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory EPROM E 2 PROM FLASH Random Access Non-Random Access SRAM DRAM Mask-Programmed Programmable (PROM) FIFO Shift Register CAM LIFO Memory Timing: Definitions Memory Architecture: Decoders Word 0 Word 1 Word 2 Word N 2 2 Word N 2 1 Storage cell M bits M bits N words S 0 S 1 S 2 S N 2 2 A 0 A 1 A K 2 1 K 5 log 2 N S N 2 1 Word 0 Word 1 Word 2 Word N 2 2 Word N 2 1 Storage cell S 0 Input-Output ( M bits) Intuitive architecture for N x M memory Too many select signals: N words == N select signals K = log 2 N Decoder reduces the number of select signals Input-Output ( M bits) Decoder Array-Structured Memory Architecture Problem: ASPECT RATIO or HEIGHT >> WIDTH Amplify swing to rail-to-rail amplitude Selects appropriate word Hierarchical Memory Architecture Advantages: 1. Shorter wires within blocks 2. Block address activates only 1 block => power savings Block Diagram of 4 Mbit SRAM Subglobal row decoder Global row decoder Subglobal row decoder Block 30 Block 31 128 K Array Block 0 Block 1 Clock generator CS, WE buffer I/O buffer Y -address buffer X -address buffer x1/x4 controller Z -address buffer X -address buffer Predecoder and block selector Bit line load Transfer gate Column decoder Sense amplifier and write driver Local row decoder [Hirose90] Contents-Addressable Memory Address Decoder I/O Buffers Commands 2 9 Validity Bits Priority Encoder Address Decoder I/O Buffers Commands 2 9 Validity Bits Priority Encoder Memory Timing: Approaches DRAM Timing Multiplexed Adressing SRAM Timing Self-timed Read-Only Memory Cells WL BL WL BL 1 WL BL WL BL WL BL 0 VDD WL BL GND Diode ROM MOS ROM 1 MOS ROM 2 MOS OR ROM WL [0] V DD BL

• Điện - Điện tử
• Semiconductor Memory
• memory classification
• memory architectures
• case studies
• periphery
• Bài giảng Computer Organization and Architecture
• Computer Organization and Architecture
• Bộ nhớ trong
• Bộ nhớ bán dẫn
• Semiconductor Memory Types
• Memory Cell Operation
• MIS capactior
• Organic semiconductor
• Floating gate
• Nonvolatile memory
• Electronic component fabrication and analysis
• Upper Memory Blocks
• MEMMAKER
• Memory Addresses
• Map of Reserved Memory
• Output Services
• Oxide Semiconductor
• Multinationals
• Jo Lorentzen
• HSRC Press
• history
• culture
• resources
• relationship
• State aid
• Banking union
• Financial fragmentation
• Periphery financial divide
• National state aid
• Aluminium smelter plant
• Comparative ameliorative efficacy
• Tamarind pulp against boron
• Fluorotic calves reared
• Periphery villages
• Education research
• Sentence final particles
• The architecture of the periphery
• The psychological distance
• Genome Biology
• Chromatin structure
• Nuclear periphery
• Plays critical roles
• Three dimensional organization
• Genomic DNA
• structural change
• Women workers
• industrial periphery
• social networks
• Embodied health
• body boundaries
• trình bày báo cáo
• tài liệu báo cáo khoa học
• cáo cáo y học
• nghiên cứu y học
• kiến thức y học
• Report medicine
• traditional medicine
• scientific reports
• immune system
• Antimicrobial
• biosynthesis
• dietary modification
• towards fewer
• carbohydrates and relatively
• Communication between
• healthcare professionals
• Implementation
• Crop residue management
• Information education communication
• KVK panipat
• Knowledge of KVK Panipat Fraternity
• BMC Cancer
• Vascular disruptive agent
• Tumor periphery
• Growth factor
• Infiltrating cells
• BMC Bioinformatics
• Core periphery
• Knowledge discovery
• Data mining
• Parallel processing
• Parallel computing
• BMC Anesthesiology
• Cesarean section
• Spinal anesthesia
• Periphery compartment
• Postanesthesia care unit
• Structuring chromatin
• Genome wide examination
• Chromatin landscape
• Polycomb based repressive chromatin
• Energy research and social sience
• Multi level perspective
• Historical institutionalism
• Semi periphery
• Carbon based regime