Đang chuẩn bị nút TẢI XUỐNG, xin hãy chờ
Tải xuống
Nhiều khả năng, những người làm như vậy là tham gia vào hành vi trộm cắp tài sản trí tuệ. Microchip là sẵn sàng làm việc với khách hàng là có liên quan về tính toàn vẹn của mã của họ. Không Microchip cũng không phải bất kỳ nhà sản xuất bán dẫn khác có thể | PIC18FXX2 REGISTER 6-1 EECON1 REGISTER ADDRESS FA6h R W-x R W-x U-0 R W-0 R W-x R W-0 R S-0 R S-0 EEPGD CFGS FREE WRERR WREN WR RD bit 7 bit 0 bit 7 EEPGD FLASH Program or Data EEPROM Memory Select bit 1 Access FLASH Program memory 0 Access Data EEPROM memory bit 6 CFGS FLASH Program Data EE or Configuration Select bit 1 Access Configuration or Calibration registers 0 Access FLASH Program or Data EEpRoM memory bit 5 Unimplemented Read as 0 bit 4 FREE FLASH Row Erase Enable bit 1 Erase the program memory row addressed by TBLPTR on the next WR command cleared by completion of erase operation 0 Perform write only bit 3 WRERR FLASH Program Data EE Error Flag bit 1 A write operation is prematurely terminated any MCLR or any WDT Reset during self-timed programming in normal operation 0 The write operation completed Note When a WRERR occurs the EEPGD or FREE bits are not cleared. This allows tracing of the error condition. bit 2 WREN FLASH Program Data EE Write Enable bit 1 Allows write cycles 0 Inhibits write to the EEPROM bit 1 WR Write Control bit 1 Initiates a data EEPROM erase write cycle or a program memory erase cycle or write cycle. The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set not cleared in software. 0 Write cycle to the EEPROM is complete bit 0 RD Read Control bit 1 Initiates an EEPROM read Read takes one cycle. RD is cleared in hardware. The RD bit can only be set not cleared in software. RD bit cannot be set when EEPGD 1. 0 Does not initiate an EEPROM read Legend R Readable bit W Writable bit U Unimplemented bit read as 0 - n Value at POR 1 Bit is set 0 Bit is cleared x Bit is unknown DS39564C-page 66 2006 Microchip Technology Inc. PIC18FXX2 6.3 Reading the Data EEPROM Memory To read a data memory location the user must write the address to the EEADR register clear the EEPGD control bit EECON1 7 clear the CFGS control bit EECON1 6 and then set control bit RD EECON1 0 . The data is available .
