TAILIEUCHUNG - Verilog HDL A guide to Digital Design, Synthesis

Appropriate for all courses in digital IC or system design using the Verilog Hardware Description Language (HDL). Fully updated for the latest versions of Verilog HDL, this complete reference progresses logically from the most fundamental Verilog concepts to today's most advanced digital design techniques. Written for both experienced students and newcomers, it offers broad coverage of Verilog HDL from a practical design perspective. One step at a time, Samir Palnitkar introduces students to gate, dataflow (RTL), behavioral, and switch level modeling; presents the Programming Language Interface (PLI); describes leading logic synthesis methodologies; explains timing and delay simulation; and introduces many. | Verilog HDL A guide to Digital Design and Synthesis Samir Palnitkar SunSoft Press 1996 PART 1 BASIC VERILOG TOPICS 1 1 Overview of Digital Design with Verilog HDL 3 2 Hierarchical Modeling Concepts 11 3 Basic Concepts 27 4 Modules and Ports 47 5 Gate-Level Modeling 61 6 Dataflow Modeling 85 7 Behavioral Modeling 115 8 Tasks and Functions 157 9 Useful Modeling Techniques 169 PART 2 Advance Verilog Topics 191 10 Timing and Delays 193 11 Switch- Level Modeling 213 12 User-Defined Primitives 229 13 Programming Language Interface 249 14 Logic Synthesis with Verilog HDL 275 PART3 AppEnDICES 319 A Strength Modeling and Advanced Net Definitions 321 B List of PLI Rountines 327 C List of Keywords System Tasks and Compiler Directives 343 D Formal Syntax Definition 345 E Verilog Tidbits 363 F Verilog Examples .

Đã phát hiện trình chặn quảng cáo AdBlock
Trang web này phụ thuộc vào doanh thu từ số lần hiển thị quảng cáo để tồn tại. Vui lòng tắt trình chặn quảng cáo của bạn hoặc tạm dừng tính năng chặn quảng cáo cho trang web này.