TAILIEUCHUNG - Verilog to C compiler: Simulator generator

Certified that the work contained in the thesis entiled " Verilog-to-C-Compiler: Simulator Generator " by " Anand Vivek Srivastava", has been carried out under my supervision and that this work has not been submitted elsewhere for a degree. This paper describes a compiler, which converts from Verilog to C. The output is then compiled to machine native code and tends to execute faster than native mode Verilog simulation because the compiler preserves only the synthesis semantics, not the simulation semantics, of Verilog and performs logic minimization. Busses of up to 32 or 64 bits can be modeled as C integers. | Verilog-to-C-Compiler Simulator Generator A Thesis Submitted in Partial Fulfilment of the Requirements for the Degree of Master of Technology by Anand Vivek Srivastava to the DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING INDIAN INSTITUTE OF TECHNOLOGY KANPUR January 2007 CERTIFICATE Certified that the work contained in the thesis entitled Verilog-to-C-Compiler Simulator Generator by Anand Vivek Srivastava has been carried out under my supervision and that this work has not been submitted elsewhere for a degree. Prof. Raj at Moona Professor Department of Computer Science and Engineering Indian Institute of Technology Kanpur. January 2007 ii Contents List of Tables vi 1 Introduction 1 Objective . 1 Motivation. 2 Survey of Related Works. 2 Verilator. 3 vl2mv. 3 Carbonized RTL Machine Objects. 4 Overview. 4 Organization of the Report. 5 2 Verilog-to-C-compiler Design 6 Front end. 7 Lexical Analyzer. 7 Syntactic Parser. 7 Semantic Analyzer. 7 Optimizers. 8 Parameter replacement. 8 Constant Folding. 8 Dead code removal. 9 Back end Code generator. 10 Modules and Module Instantiations. 11 Variable Declarations. 12 .

• Kỹ thuật lập trình
• verilog design
• imlementation
• code generator
• future work
• verilog constructs
• verilog keywords
• Lecture Digital Design with the Verilog HDL
• Digital Design with the Verilog HDL
• Introduction to Verilog
• Hardware description languages (HDLs)
• Register Transfer Level (RTL)
• Verilog module
• FSM with Verilog
• Explicit state machines
• Edge trigger behaviour synchronizing
• Synthesized circuit
• Elaboration of verilog code
• Generated instantiation
• Overriding parameters
• Ripple Carry adders
• ECE 551 Digital Design And Synthesis Lecture 2
• ECE 551 Digital Design
• Timing in Verilog
• Commenting in Verilog
• Numbers in Verilog
• Registers in Verilog
• Vectors in Verilog
• RTL model
• RTL verilog
• Implies structural hardware
• Continuous assignment LHS
• Behavioral model
• Behavioral verilog
• Trigger lists
• Edge triggering
• Digital design review
• Combinational logic
• Sequential logic
• Conduction complement
• Hierarchy and Simulation
• Module port list
• Structural design tip
• Hierarchy multiplexer
• Interacting behaviors
• Datatype categories
• Behavioral procedural blocks
• Finite state machine
• Synchronous sequential machine
• State transaction graph
• State diagram
• Datapath and Controller
• Digital systems classification
• Control dominated
• Data dominated
• The digital system course
• Hardware Description Language
• Computer language
• State transaction machine
• language Verilog
• structure hardware
• Programming Language
• digital system
• analog behavioral modeling
• Verilog A Explorer IDE
• design language
• systems design
• digital systems
• Ebook Digital Design
• Thiết kế kỹ thuật
• The Gumnut Instruction Set
• Design Methodology
• Combinational Basics
• Embedded Systems Approach Using Verilog
• FPGA
• Verilog
• IC design
• digital design techniques
• digital
• ngôn ngữ Verilog
• cấu trúc phần cứng
• ngôn ngữ mô tả phần cứng
• hệ thống kỹ thuật số
• chức năng đường dữ liệu
• ECE 551 Digital Design And Synthesis Lecture 6
• Loops in Verilog
• Loading Memory Data From Files
• Tasks in testbenches
• Include Compiler Directives
• verilog HDL
• Dataflow modeling
• Expression
• operator
• operands
• Design examples
• ECE 551 Digital Design And Synthesis Lecture 1
• Instructor and TA Office Hours
• Hardware Building Blocks
• Declaring A Module
• Important HDL Features
• thủ thuật lập trình
• ngôn ngữ lập trình
• tài liệu lập trình
• ngôn ngữ C#
• ứng dụng XML XSL